This paper presents a low-voltage, high performance charge pump circuit suitable for implementation in standard CMOS technologies. The proposed charge pump has been used as a part of the power supply section of fully integrated passive radio frequency identification(RFID) transponder IC, which has been implemented in a 0.35-um CMOS technology with embedded EEPROM offered by Chartered Semiconductor. The proposed DC/DC charge pump can generate stable output for RFID applications with low power dissipation and high pumping efficiency. The analytical model of the voltage multiplier, the comparison with other charge pumps, the simulation results, and the chip testing results are presented.
I . INTRODUCTION Charge pump circuits are used in applications where voltages higher than the nominal power supply are needed. High voltages are necessary for the programming of nonvolatile memories. For instance, in the mode of writing to the memory of RFID, the DC/DC charge pump circuit converts the DC supply voltage of 1.5V to a voltage of approximately 14V needed for programming the EEPROM[ 1] [2] .
II. ARCHITECTURE In this section, we will describe the design consideration of the DC/DC charge pump. Most DC/DC charge pump designs are based on the circuit proposed by Dickson [3] [4] .The Dickson A V can be expressed as AV =Vddx C Txlload C+CQ C+CQ (2) where Cs, T, and Iload stand for the parasitic capacitance associated with each pumping node, the clock period, and the output current loading.
However, for high output generated voltages, the increase in the threshold voltage due to the body effect can significantly reduce the pumping efficiency. It is also known that the circuit performance is limited due to the threshold voltage drop of the NMOS devices and the reverse chargesharing phenomenon.
In recent years, several modifications of the Dickson's charge pump circuit have been proposed to solve the output voltage saturation problem. The four-phase pulse charge pump circuit is the favorable style in the market [5] . Nevertheless, this circuit has to use four-phase clock signals to drive it, which is at the cost of complicated control circuits and large power consumption. B. The NCP2 charge pump The circuit of NCP2 proposed by [6] is shown in Fig.2 . It utilizes CTS(charge transfer switches) to solve the problem of body effect by using the next pumping voltages to switch each CTS. However, Vth still unavoidably grows along with the increasing body effect resulted from increasing pumping voltage presenting at each terminal of CTS. The circuit of NCP3 proposed by [6] C. The SP charge pump The small pump (SP) circuit [7] , as shown in Fig.3 Then the charge transfer transistor MT2 turns off completely. Meanwhile, the NMOS transistor MN3 turns on, which leads to that the gate voltage of MT3 is nearly equal to the voltage of node 1. Then the charge transfer transistor MT3 turns on completely, and charge is pushed from node 2 to node 3. The analysis of MT4 and MT5 is similar to MT2 and MT3 respectively. On the other hand, when CLK becomes high and CLK! becomes low, there will be some similar analysis on these charge pumping transistors. So the new charge pump circuit will push the charge only in one direction effectively.
It is possible to use floating-well configuration to eliminate the body effect [9] . However, this design may generate substrate current by floating devices. Another configuration proposed by [10] utilizes some MOS transistors to control the substrate voltage to eliminate the body effect, but meanwhile degrades the pumping gain and needs more setup time. So we adopt the configuration of connecting the substrates to the drains of the PMOS transistors which have the higher voltages than the sources. Proved by the simulation results, the proposed substrate connecting technique has better pumping gain than techniques used in [9] or [10] . 
III Simulation Results
The simulations were performed with the SPECTRE simulator, using a 0.35-um CMOS technology with embedded EEPROM from Chartered Semiconductor. All the charge pump capacitances (Ci) are 2 pF, and all the output load capacitances (CL) are 2OpF.
All the simulations were carried out at 20MHz. The proposed charge pump circuit is compared with the MOS Dickson, NCP2, and SP charge pumps together. Figures 6-9 present the output voltage for different numbers of pumping stages and power supply voltages. The output current loading is 2uA in all cases. From these figures it is obvious that the proposed charge pump circuit presents higher voltage gain when compared with other circuits, for all the power voltage supplies and for any number of pumping stages. In addition, the proposed circuit is much less complicated than SP charge pump, based on better performance.
Figures 8 and 9 indicate that the proposed circuit presents an almost linear behavior with the increase of the number of the pumping capacitors at 1.2V and 0.9V voltage supplies. So it is also suitable for some low voltage applications. 
IV Fabrication and Measurements
We have implemented the proposed circuit (12 pumping stages) in a 0.35um CMOS offered by Chartered Semiconductor. The chip picture is shown in Fig. 14 
